Applicant: William R. Wheeler et al.

Serial No.: 09/941,158 Filed

: August 28, 2001

Page

2 of 11

In the specification:

Please amend the paragraph beginning at page 6, line 16 as follows:

Code ordering means that the logical constructs are sorted based on producer/consumer relationships. That is, a logical construct representing an element that "produces" or outputs a signal is ordered before another element that "consumes" or receives the signal as an input. BY By subsequently code-ordering the C++ model may be simulated as a single call model. A single call model means that each logical construct is evaluated only once per cycle. Hence, the C++ model simulator is a cycle-based simulator. The Verilog model is also written after being extracted from the data structure and is typically simulated using an event driven simulator such as ModelSimTM from Model Technology, for example.

Attorney's Docket No.: 10559-596001 / P12880

